We demonstrate monolayer(1L) MoS 2 grown by chemical vapor deposition (CVD) with transport properties comparable to those of the best exfoliated 1L devices over a wide range of carrier densities (up to ∼10 13 cm
Introduction
Monolayer (1L) two-dimensional (2D) semiconductors such as MoS 2 have garnered attention for highly scaled optoelectronics and flexible electronics due to their sub-nm thickness, direct band gap, and lack of dangling bonds [1, 2] . For practical applications, such films must be grown over large areas and must demonstrate good electrical properties. Until recently [3] [4] [5] [6] [7] [8] [9] , however, the highest reported mobility of 1L MoS 2 field effect transistors (FETs) grown by chemical vapor deposition (CVD) had been below 20 cm 2 V −1 s −1 on isolated single crystals [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] . In addition, little systematic work has been done to understand metallic contacts to CVD-grown 1L films [25] , which ultimately limit device performance with scaling.
Here we present the first rigorous transfer length method (TLM) study of as-grown 1L CVD MoS 2 devices as a function of temperature, to systematically separate contributions to total device resistance (R TOT ) from contacts and the channel. Building on previous work to improve contact resistance (R c ) [26] we obtain R c ≈6.5 kΩ μm at room temperature and moderate carrier densities. We also extract the effective electron mobility (μ eff ) from sheet resistance measurements to be ∼20 cm 2 V −1 s −1
, comparable to unencapsulated exfoliated 1L devices on SiO 2 . Fitting with our compact model [27, 28] yields similar values for R c and μ eff and allows us to simulate aggressively scaled device channel lengths (L) while maintaining the key material properties. With an equivalent oxide thickness (EOT) and R c values dictated by future International Technology Roadmap for Semiconductors (ITRS) requirements, the simulations predict that for both the high performance (HP) and low power (LP) specifications, the maximum achievable on-state current (I ON ) is more strongly dependent on the saturation velocity, v sat , than on mobility.
Methods
We synthesize continuous 1L MoS 2 from solid S and MoO 3 precursors with the aid of perylene-3,4,9,10 tetracarboxylic acid tetrapotassium salt (PTAS) [10, 11, 29, 30] on SiO 2 on Si (p ++ ) substrates, which also serve as back-gates for field-effect devices. Elevated temperature (850°C) and atmospheric pressure are utilized to encourage lateral epitaxial growth (figures S1 and S2), and the CVD conditions can be tailored to produce either a continuous 1L film or single-crystal domains up to 10 5 μm 2 (triangular crystals with edges exceeding 300 μm, see figures 1(a)-(d) and supplementary figure S3). Key advances in this work include a combination of PTAS seeding around the chip perimeter, higher synthesis temperatures, and improved electrical contacts with pure Au, which lead to the improved device results shown here. Previous studies that implemented PTAS for CVD growth did not have high-quality electrical data due to (relatively) poor electrical contacts or small grain sizes. Conversely, previous studies that made contact improvements focused on exfoliated multi-layer MoS 2 , not on CVDgrown 1L. Additional discussion about various growth conditions and their optimization is provided in the supplement.
We define rectangular channel regions by XeF 2 etching, and TLM [31] structures with varying channel lengths (L=80 nm to 1.2 μm) by electron beam (ebeam) lithography, exclusively on 1L regions, as shown in figures 1(e) and (f). Pure Au contacts deposited by e-beam evaporation under high vacuum (∼5×10 −8 Torr) are employed without any adhesion layer to achieve a clean contact interface and reduce contact resistance [26] . All electrical measurements were carried out in a vacuum probe station (∼10 −5 Torr) following a vacuum anneal in situ at 200°C for 1 h. Atomic force microscopy (AFM), Raman spectroscopy, and photoluminescence are utilized post-fabrication to confirm that the MoS 2 devices are indeed 1L [32] [33] [34] , and that their vibrational and excitonic properties have been preserved. Figure 2 (a) illustrates an AFM step-height profile of ∼1 nm, which is consistent with the 1L MoS 2 thickness plus a van der Waals gap. Figure 2( 1L with slight intrinsic tensile strain. Lastly, the A and B exciton peaks, estimated to be separated by a valence band splitting of ∼150 meV at the K point [34, 38] are clearly exhibited with peaks at 1.79 and 1.93 eV.
Experimental results and discussion
Typical current vs. gate voltage measurements for these devices with varying channel lengths are shown in figure 3 (a) at a drain bias V DS =1 V. The carrier density (n) is estimated by assuming a simple linear charge dependence on the gate voltage overdrive
where C ox ≈38 nF cm −2 is the capacitance per unit area of t ox =90 nm SiO 2 . V GS is the gate-source voltage and V T is the threshold voltage obtained by the linear extrapolation method for each channel [31] as shown in figure 3(a) (dashed lines fit to the curve at maximum transconductance). Supplementary figure S4 displays log-scale and forward-backward I D -V GS sweeps of the same devices, demonstrating I ON /I OFF of at least 10 4 and minimal hysteresis. Figure 3 (b) demonstrates good least-squares fitting to R TOT versus L for various calculated values of n, suggesting uniform material and contacts for our devices. The slopes of these lines correspond to the sheet resistance R SH (kΩ/,), whereas the ordinate intercept yields twice the width-normalized contact resistance, 2R c (kΩ μm); these quantities are extracted for multiple values of n. Resistance and mobility values are then carefully obtained for the same value of n (i.e. the same gate overdrive, V GS -V T ) rather than the same V GS . We note that it is important to perform such TLM extractions from a wide range of channel lengths (including some well below 1 μm) in order to minimize the R c error [26] .
In figure 4 (a), we observe that R c varies with n as the back gate modulates the Fermi level under the contacts as well as in the channel. We extract R c = 6.5 ± 1.5 kΩ μm at 300 K for n ≈ 4 ×10 12 cm
, with the uncertainty reflecting 90% confidence intervals from a least squares fit of the TLM curve. Although lower R c has been achieved in multilayer exfoliated MoS 2 FETs [26, 39] , this value for 1L CVD MoS 2 could potentially be reduced further with the aid of chemical doping techniques [39] [40] [41] or phase engineering [25, 42] . Moreover, fitting with our compact model [27, 28] and extrapolating to a higher n=10 13 cm −2 , R c could drop to 5.5 kΩ μm, without any kind of molecular doping or threshold shifting, for pure Au contacts. R c also decreases with increasing temperature (T), consistent with increased thermionic emission over the Schottky barrier at the contacts. Lastly, we note that although our devices exhibit a linear I D -V DS relationship for low drain biases (see supplementary figure  S5 ), this does not justify use of the word 'Ohmic' to characterize our contacts from a band structure perspective [43] . Linear I D -V DS curves can still be obtained at low bias across a Schottky-barrier FET as a result of carriers tunneling through the barrier, resulting in non-negligible contact resistance [44] [45] [46] .
Using the transmission line model [31, 47] , we estimate the specific contact resistivity (ρ c ) as shown in
where L c =1 μm is the length of the contacts and L T is the current transfer length, i.e. the distance over which the current flowing in the MoS 2 drops to 1/e times the value injected at the contact edge. At 300 K, we extract
, a value ∼12 times higher than our best results for few-layer exfoliated MoS 2 at the same carrier density, n=4×10 12 cm −2 [26] . As with R c , we observe ρ c to decrease with increasing T and V DS in figure 4(b) due to enhanced thermionic and field emission, respectively. Interestingly, we do not see appreciable variation with n, as one might expect from a thinning of the Schottky barrier at the Au/MoS 2 interface, which would allow for enhanced field emission. Taken together, these two observations indicate that, while both thermionic and field emission play a role, the former is by far the dominant mechanism. This disparity should be exacerbated at lower temperatures, as fewer carriers are able to thermionically surmount the barrier, and the ratio ρ c (V DS =0.1 V)/ρ c (V DS =1.0 V) being 3 times larger at 80 K than at 300 K supports this conclusion. The weak yet observable variation of ρ c with n for T=80 K and V DS =0.1 V, where few carriers can make it over the barrier and field emission is suppressed, further supports this notion, as an increase in tunneling can then be more easily noticed. This is in contrast to our exfoliated few-layer devices [26] , which have a shorter L T (∼40 nm) and ρ c that clearly decreases with n.
We note that the approximation in equation (2) is only valid when L T =L c , in which case coth(L c / L T )≈1, and we can rearrange to give r
whereby we extract L T ≈100 nm=L c at 300 K (shown in figure 4 (c)), justifying our use of the approximation. As previously mentioned, both R c and ρ c decrease for higher V DS due to increased field emission, especially at lower temperatures where thermionic emission is suppressed. This leads to L T that is essentially constant with respect to n, but also decreases with increasing T and V DS (shown in supplementary figure S6 ). This result suggests that contacts to 1L MoS 2 . We observe μ eff to be constant below ∼200 K and roll off as T −1 above. Error bars reflect 90% confidence intervals.
can be scaled to lengths as small as 100 nm before current crowding causes an increase in R c . Utilizing R SH as given by the TLM fit slopes, the effective mobility can be calculated by
where q is the elementary charge and n is given by equation (1). As n increases and equation (1) better approximates the true charge in the channel, equation (4) approaches a constant lowest value, which we take to be the 'true' value for μ eff in the technologically relevant high carrier density regime (see supplementary figure S6(b) ). We focus on effective mobility rather than fieldeffect mobility [μ FE =L(∂I D /∂V GS )/(WC ox V DS )] in this work because μ eff is strictly a channel material parameter that is valid for all moderate values of n. In contrast, μ FE is heavily dependent on V DS and V GS (due to the Schottky contacts), leading to a concept often referred to as a 'peak mobility' as a function of gate voltage [39, [48] [49] [50] , and potentially resulting in under-or overestimations of the true channel mobility (see supplementary figures S7 and S8). The TLM analysis not only allows us to separate contributions by R c and R SH to R TOT , but also allows for the direct use of μ eff as a more reliable channel parameter in device models. In other words, the effective mobility is the more important figure of merit (rather than the fieldeffect mobility), linking materials, devices (via models, as done below), and system applications of TMDs. We also note that the μ eff extracted here is a lower bound on the true band mobility [23] due to fast traps and impurities at the oxide interface, as opposed to mobility values that could be obtained from Hall measurements or from devices on a smooth, clean surface such as hexagonal boron nitride (h-BN) [51] .
Analyzing extracted data for μ eff versus T in figure 4(d figure S9 .) A larger temperature coefficient of mobility, γ, would be indicative of stronger (intrinsic) phonon scattering. As with our extractions of R c , the uncertainty reflects 90% confidence intervals. Finally, we wish to understand how the mobility and contact resistance rigorously studied thus far manifest themselves in very small devices. To this end, we fabricated a short-channel (L∼80 nm) FET on our 1L CVD-grown MoS 2 films, and we recorded the transfer characteristics shown in figure 5(a) . At room temperature, we measure the highest current density reported to date (∼270 μA μm −1 or 44 MA cm
, taking into account the appropriate 0.615 nm 1L thickness [36, 55] ) for CVD-grown 1L MoS 2 FETs, as shown in figure 5(b) . (An overview of other measurements for reported current density and mobility in 1L CVD MoS 2 is provided in supplementary figure S9 .) The current drive is an important metric, because the intrinsic delay of a transistor is ∝ C ox V DD /I ON , where V DD is the operating voltage. In other words, it is not the intrinsic mobility of the devices that affects the circuit delay, but the total drivable current, which might ultimately be limited by contacts or saturation velocity. Nonetheless, even at high carrier density (n∼10 13 cm
) we note sub-linear (i.e. Schottkylike) measured I D -V DS up to V DS ∼1 V in figure 5(b) , further demonstrating the need for reducing contact resistance for very short channel lengths. Values for μ eff , R c , and maximum I D could also be further improved by suppressing the detrimental effects of the underlying oxide, i.e. by fabricating devices on h-BN, on oxides with higher phonon energies, or selecting 
Simulation projections
Before concluding, we use simulations seeking to project how such short channel 1L MoS 2 FETs might behave with more idealized properties, i.e. with lower R c and properly scaled insulators. To this end, we employ our physics-based device model (described elsewhere [27] and available online [28] ) and first fit it against the measured data in figure 5(b) , with μ eff =20-22 cm 2 V −1 s −1 and R c =6-8 kΩ μm, in good agreement with our TLM extractions described earlier. The model reveals that approximately two thirds of the applied V DS is dropped at the contacts of the 80 nm device, further highlighting the need for contact engineering in such small devices. At higher drain voltage in figure 5(b) , the model I D begins to saturate not due to channel pinch-off, but rather due to carrier velocity saturation, which for these simulations was fit to a value of v sat =7×10 5 cm s
. We then use our calibrated model [28] to predict the performance of such 1L semiconductors at scaled ITRS [56] technology nodes for HP and LP applications, in figure 6 . We assume the intrinsic channel mobility extracted from experiments in this work and [57] , but take the contact resistance (R c = 150-200 Ω μm) as required by the ITRS for HP and LP applications. To calculate the ON current we first iteratively adjust the flatband voltage through the gate workfunction to achieve the required OFF current, I OFF =100 nA μm −1 for HP and 10 pA μm −1 for LP.
We neglect the gate leakage current and the source-todrain leakage which allows us to benchmark the maximum possible performance of the MoS 2 devices. We note that even the highly scaled devices considered in figure 6 are fully in the diffusive transport regime (i.e. ballistic effects do not play a major role), because the electron mean free path in MoS 2 is only 1-3 nm (see figure S10) , we find that both the HP and the LP ITRS requirements could potentially be achieved using 1L MoS 2 (green curves) for the shorter channel devices (<20 nm), in agreement with recent quantum transport simulations [60] .
It is relevant to inquire why ITRS specifications could be met with a v sat that even optimistically remains lower than that of silicon. As illustrated in supplementary figure S11, the carrier confinement is different in 1L 2D materials than in typical semiconductors, such that the EOT could be smaller for 2D materials (t ox,2D <t ox,Si ) even for the same physical oxide thickness. This allows 1L 2D materials to achieve higher carrier densities for similar oxide thickness and similar overdrive voltage, and thus higher I ON even at lower carrier velocities, while meeting I OFF requirements owing to their larger band gap. Consequently, future work on 2D transistors should focus not only on improving the contact resistance (as highlighted earlier), but also on understanding and improving the charge carrier drift velocities. ) and open symbols from recent exfoliated data [57] 
). The green curve shows projections that meet ITRS requirements with the higher mobility and with v sat =3.2×10
6 cm s
, not yet demonstrated experimentally.
Conclusions
In summary, this work presents an in-depth analysis of CVD-grown 1L MoS 2 FETs with material characteristics comparable to those of exfoliated devices, achieving the highest current density reported to date (∼270 μA μm −1 or 44 MA cm
−2
). We show that the TLM approach provides rigorous estimates of both mobility and contact resistance, obtaining R c ≈ 6.5 kΩ μm and ρ c ≈10 −5 Ω cm 2 here, at room temperature and moderate carrier densities, which could be reduced further with contact engineering. We use simulations to match our experimental results and to provide insights into how 1L MoS 2 devices could behave when properly scaled down. It is revealed that v sat plays a greater role than μ eff in determining I ON for aggressively scaled devices. Simulations also reveal that 1L MoS 2 could nearly meet ITRS requirements at sub-20 nm channel lengths, but further advancements in contact, dielectric, and carrier velocity engineering are still needed.
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For the electrical data shown in this paper, experimental details are as follows. ~200 mg solid S was placed upstream in a quartz boat, and ~1 mg MoO3 was placed in an alumina crucible liner at the center of the furnace, with 11 inches separating the precursors. A 90 nm SiO2/Si substrate was treated with piranha solution (3:1 H2SO4:H2O2) for several hours before using a pipette to drop a single drop (~25 μL) of 80 μM perylene-3,4,9,10 tetracarboxylic acid tetrapotassium salt (PTAS) onto the substrate center. After drying the PTAS on a hot plate in air, the substrate was placed face-down on the crucible over the MoO3. The growth recipe was: is the mass transfer coefficient (inversely proportional to total system pressure), and ks ∝ exp(-EA/kBT) is the surface reaction rate (very strongly dependent on T) [1] .
From the equation for RD, it is evident that, for given values of CG and N, RD will be limited by either ks or hg. For best process control, it is easiest to operate in a mass-transport limited regime, and to this end increasing T is desirable. Additionally, increasing the total ambient pressure of the system greatly decreases RD when growth is mass-transport limited, and so increased pressure (in this case, ~760 Torr) is also advantageous. The biggest difference between the ideal case shown in Figure S2 and the CVD processes employed in this work is the use of solid precursors, which causes CG to be a function of precursor mass, temperature, pressure, and even time. Thus the exact amount of solid precursors must be simultaneously tuned with growth conditions to achieve uniform 1L deposition across large areas. Finally, the increased pressure causes the mean free path of gaseous reactive species, λ ∝ (kBT/Ptot) to be greatly reduced. Thus the solid precursor must be evenly distributed directly underneath the growth substrate to mimic showerhead injectors used for APCVD (atmospheric pressure CVD) with gaseous precursors.
With these points in mind, a more optimized growth recipe that allows for continuous mostly monolayer (~90% 1L by area while maintaining large single crystal sizes, as in Fig. 1 of the main text) was established after the device fabrication. (Electrical data for these growths will be provided in a future manuscript.) The experimental setup for this recipe involved separating the precursors by ~10 inches, reducing the MoO3 amount, and using hydrophobic SiO2/Si treated with HMDS to ensure that PTAS droplets consume as little area as possible. 20 -30 μL of 100 µM PTAS is placed in 2 -5 μL droplets around the edges of the growth substrate (seen as "coffee ring" circles after growth, in Fig. 1a of the main text) , and 0.2 -0.8 mg of MoO3 are used to tailor the growths to achieve large individual MoS2 crystals or a continuous film, respectively. This recipe is: The PTAS seeding layer is essential for obtaining large-area MoS2 growth on the SiO2 surface. Similar to [2] , only islands of small (<500 nm) MoS2 particles could typically be grown on SiO2 substrates at any temperature without the use of PTAS. . Historical plot of 1L CVD MoS2 devices with highest reported drive currents and reported mobility values . The type of mobility value reported varies by source, and this plot includes two-terminal and four-terminal field-effect mobility, two-terminal field-effect mobility with contact resistance estimated and subtracted, Y-function method [23] , effective mobility extracted from TLM devices (this work, generally assumed to be more reliable), and mobility fit to velocity saturation models. References for these data are given in the Supplement References section below, in order of ascending mobility.
E. Estimation of the mean free path (λ MF ) in MoS 2
We can estimate the mean free path as λMF = v2DτC, where v2D = (πkBT/2meff) 1/2 is the average thermal velocity of electrons and τC = μeffmeff/q is the average collision time for carriers. Here, kB is the Boltzmann constant, T is the average device temperature, μeff is the effective mobility at the temperature T, q is the elementary charge, and meff is the in-plane carrier effective mass. For electrons in monolayer MoS2, meff =0.48m0 where m0 is the mass of free electron.
As can be seen from Fig. S10 , the mean free path for electrons is well below the channel lengths of the MoS2 studied in this paper (λMF ~ 1 to 3 nm for μeff of 20 to 80 cm 2 /V/s). The low mean free path for electrons, therefore, justifies the use of semi-classical transport for the model used for MoS2 performance projections.
Supp-8
Figure S10: Estimated electron mean free path (λMF) MoS2 vs. electron mobility (μeff). 
